systemrdl(by
agnisys) Read write IP-XACT using a simple document editor. Agnisys offers innovative verification management tools that make design verification process extremely efficient and high quality. We offer free UVM register generator.
[Location: http://www.agnisys.com/]